Spectral Subtraction (SS) method is one method for speech enhancement or noise cancellation. There are many variations of SS method, one of them is Adaptive General Spectral Subtraction (AGSS). In this paper, we implement the noise cancellation method in FPGA as hardware to perform real-time speech enhancement. The hardware implementation consists of FIFO block, window block, FFT/IFFT block, noise cancellation block, half overlap block, and hardware buffer block. Our hardware design utilizes 5086 logic elements with additional 2.18kB memory in total. Latency of the hardware is 2.48μs in 217 clock cycles with 87.54MHz maximum frequency. The latency is less than the sampling period which is 125μs, so it can perform real-time speech enhancement, as have been tested in Altera DE2-70 board.
Introduction
Speech enhancement is a task in signal processing to get a clearer speech signal from disturbed speech signal. In this case, a speech signal is enhanced from speech signal disturbed by noise. One of the most popular method to do speech enhancement from noisy speech is Spectral Subtraction (SS) method.
Since first introduced by Boll in 1979 [1] , there are many variations of SS method to perform better noise cancellation methods. Among them are General Spectral Subtraction (GSS) method as described in [2] , Sunil's Multiple Band SS method [3] , and Adaptive General Spectral Subtraction (AGSS) method [4] .
General Spectral Subtraction (GSS) [2] method subtracts the input frequency spectral with the amplified spectral of sampled noise. In 2005, Sunil [3] proposed a Multi-band SS method which amplified the spectral of sampled noise based on its frequency.
Adaptive General Spectral Subtraction (AGSS) is a development from GSS method. The difference between AGSS and GSS is the method to get the noise sample. In AGSS, there is a simple voice activity detector (VAD) to detect whether there is a speech or only noise. If no speech detected by VAD, it performs an algorithm to adapt the noise. This algorithm is what we are going to implement in FPGA.
This paper is organized as follow. We explain about AGSS method in section II.. Explanation about its grand design in hardware-software co-design is in section III.. Section IV. explains the overview of our hardware design while in the section V., implementation about the blocks in hardware design is explained. There are implementation result of our hardware design and the application of our design in section VI. and VII., respectively. Last, section VIII. draws a conclusion about our design.
Adaptive general spectral substraction methods
AGSS method is a development algorithm from previous spectral subtraction method: General Spectral Subtraction Method.
In this paper, a noisy speech, x(t), is assumed as addition of speech, s(t), and noise, n(t). Based on the assumption, a noisy speech signal can be written as Doing Discrete Fourier Transformation on each windowed signal will result the relationship between the signals in frequency spectrum,
where
In GSS method, getting estimated value of speech signal spectrum,̂S ( k) , can be done by subtracting the value of input spectrum, X(k), with average value of spectrum of noise signal spectrum in non-speech part,̂N (k ). The equation can be written as
where value of G(k) is as shown in the following equation.
where A and B are positive constants. Value of A has some effect on intelligibility of the speech. It has better intelligibility when A equals to 2 then the intelligibility when A equals to 1 or 0.5. In order to remove large noise, one should choose large value of B. However, very large value of B could remove some information from speech signal. Here we choose A=2 and B=8. For each point, k, which the value of amplified noise spectral is larger than X(k), value of G(k) is floored to a constant (β << 1). It is to suppress musical noise that will be produced.
If sampling of the noise is only done once, it cannot adapt with changes in noise. Because of that, AGSS propose a method that is able to adapt with noise change.
For the first m frames of l samples of non-speech part, noise values are adapted using equation
After that, the noise values are adapted based on VAD output. Here we implement a simple voice activity detector by comparing sum of the the estimated speech signal and its input signal. A windowed sample is assumed as nonspeech part if
where s th is a threshold variable that has value between 0 to 1. If a windowed sample is assumed as non-speech part, the noise spectrum is then adapted according to equation below.
Variable α is an adaptation variable that has value between 0 and 1. The larger value of α, the faster it can adapt.
Hardware -software design
The grand design of our noise cancellation algorithm uses hardware and software. The hardware part is implemented in FPGA Cyclone II EP2C35F672C6 while the software part is saved in NIOS II processor.
Role of the software part is to control the audio codec in board. The software also has the role to send data to the hardware and receive data from the hardware. On the other hand, role of the hardware part is to process the data to remove the noise with AGSS method. Block diagram of our design is shown in Fig. 1 . 1. 1-bit input readyToRead: to indicate that output from the hardware block is valid; 2. 16-bits input dataIn: the raw sound data sent to the hardware processing block from NIOS II block; 3. 1-bit output finishReading: to indicate that NIOS II has read the data from hardware and to send request to the hardware block to change the served data; 4. 1-bit output load: to indicate that the input for the hardware block is valid; 5. 16-bits output dataOut: the noise-cancelled data from the hardware processing block that is to be sent from audio codec.
Hardware implementation
Hardware in our design has the role to process noisy speech signal to remove the noise. The hardware also serves the output data to software.
The hardware consists of some blocks listed below. and save the last N/2 inputs to its memory. 6. HW buffer: a block to save temporarily the output of previous blocks and serve its output data to software. 7. Control: a block to control the other blocks. Fig. 2 shows block diagram of implemented hardware. A control block is required to select which data should be processed in FFT/IFFT block, select which block between SS and Half overlap that should be active, and which operation, FFT or IFFT, should be performed in the block. Output from SS block should be delayed to make sure that FFT operation in FFT/IFFT block is finish before performing IFFT.
Hardware implementation of building blocks
Some of building blocks are quite clear from the previous section. Therefore, in this section we only explain about some of building blocks which play important role in the design. Inputs of this block enters the block serially. If the input that enters the block is ordered, the output is in bitreversed order i.e. unordered. However, if the bit-reversed ordered inputs enter the FFT/IFFT block, the output's order should be restored. Hence, we intentionally do not implement the reordering block to reduce some clock cycles latency.
FFT/IFFT block
In N-points FFT operation with ordered inputs, the first delay block has to make delay of N/2 clock cycles, then the second delay block has to make delay of N/4 clock cycles, and so on until the last block that gives delay of 1 clock cycle. Otherwise, for N-points IFFT operation with bit-reversed ordered inputs, the first delay block has to give delay of 1 clock cycle, then the next delay block gives delay of 2 clock cycles, and so on until the last block that gives delay of N/2 clock cycles. Below is block diagram of FFT block with delay block shown. The block diagram is shown in Fig. 3 .
SS block
Implementing AGSS method in hardware also requires a block to do processing in frequency domain, SS block. To save area and decrease latency, we use 64 points FFT/IFFT instead of 256 points to get signal in frequency domain.
The SS block receives inputs of real and imaginary part of output from FFT operation. The block gives outputs of real and imaginary part to enter the IFFT operation. Acknowledge and load signals are required to inform if the outputs and inputs are valid. Block diagram of SS block is in Fig. 4 .
The control block controls write enable signal of noise memory based on values of sum of X 2 and Y 2 . It also controls which noise values should be written, between noise values from equation 6 or 8. Acknowledge output signal is also controlled by control block based on load input signal.
All constants in the design are also chosen as power of two, so that the multiplications can be done by shift operations.
Implementation result of the hardware
We measure performance of the hardware (HW) block using total logic elements, maximum frequency, number of clock cycles, and latency as parameters. Total logic elements and maximum frequency are acquired using Altera Quartus v12.1 synthesis tool. Number of clock cycles are how many clock cycles required to process data from the first data from FIFO block until the first output data is ready to read. Latency is simply number of clock cycles divided by maximum frequency.
The table 1 shows parameters of our design. Those are logic elements (LEs), 9-bit embedded multipliers (Mult), memory bits (Mem), total logic elements without 9-bit embedded multipliers (TLEs), number of clock cycles (NClk), maximum frequency in MHz (Fmax), and latency in μs.
The table 2 shows that our design utilizes less TLEs (total logic elements), compared to FFT blocks from Quartus MegaCore Function. Note that our HW block consists of an FFT/IFFT block and other blocks, not only an FFT block.
Besides logic elements utilization, we also compared clock cycles latency between our HW block and some 64-points FFT block implementations. Our HW block consists of FFT and IFFT processes and other processes. The other FFT blocks only implement an FFT operation. Thus, we should take half cycles of our HW block for comparison with clock cycles of other FFT blocks. The clock cycles comparison is shown in table 3. 
Application
One and main application of our design is real-time speech enhancement. We implement our design into Altera DE2-70 board. We implemented two modes of operation: normal mode and noise cancellation mode. Switching between the two modes can be done by pressing a switch button.
In demo of our design, we try noise cancellation in 2 cases: speech with additional small noise and speech with additional large noise. At the first half of each case in the demo, we use the direct mode, while the rest of the demo, we implement the noise cancellation mode. Fig. 5 is signal screenshots for the first case while Fig. 6 is picture taken in demo of case 2. The left parts of the figures show output of direct mode, while the right parts is the output of noise cancellation mode. On Subjective Listening Test, output of the noise cancellation mode can be heard clearly without much distortion on speech.
Conclusion
Design of the noise cancellation consists of software and hardware co-design. The software has a role to control the audio codec, send sound input data to the hardware, and receive the noise-cancelled sound data from the hardware. The hardware has a role to do the complete process to remove the noise from the input sound.
Hardware part of our design consists of a FIFO block, window block, FFT block, SS block, half-overlap block, and HW buffer block. Our hardware design utilizes 5086 total logic elements. Our hardware design also works in 217 clock cycles latency or 2.48μs in maximum 87.54MHz frequency.
In order to do real-time processing, the processing time for each sample must be less than its sampling period. In this case we use 8kHz sampling frequency, so the processing time must be less than 125μs. On the other hand, our design can finish the noise cancellation processes in 2.48μs for 32 samples. Hence, our noise cancellation design can successfully perform speech-enhancement in real-time manner.
